Samsung pushes vertical transistor design as chip scaling hits limits
Samsung Electronics demonstrated a 3D stacked transistor structure with a 42-nanometer gate pitch, extending vertical integration from memory to logic semiconductors. This research milestone aims to address physical scaling limits in chip manufacturing. Currently, this has no direct impact on supply chain pricing or availability.
- Related manufacturers
- Samsung Electronics
- Impact score
- 10 / 100, low impact