NuAxiSemiconductor trade intelligence

AMD "Siren Halo" APU Rumored to Pair Dedicated GDDR7 With LPDDR Memory

What happened

According to a November 12 post on X by leaker Gotou_3rd, AMD's rumored "Siren Halo" APU is claimed to use dedicated GDDR7 VRAM (written as "dedicated GD7 VRAM" in the post) while LPDDR system memory would still be present, i.e., two separate memory pools; AMD has not confirmed this, and it remains a rumor. The leaker claimed Siren Halo follows Medusa Halo, that Siren Point is basically a Medusa refresh, and that the new name exists because AMD won't have a fully new Halo design in 2027; no capacities, bus widths, or launch timing were given. Background: AMD added GDDR7 support to its Linux driver in September, a change widely tied to RDNA 5; the existing Strix Halo and its Gorgon Halo refresh use a single LPDDR5X pool shared by the CPU and GPU, with the Ryzen AI Max+ PRO 495 supporting up to 192 GB, of which up to 160 GB can go to graphics, a key reason these chips are popular for local LLM inference. The leaker also suggested Siren Halo could be related to Magnus, the AMD chip linked to Microsoft's Project Helix, though that is speculation; AMD hasn't confirmed Siren Halo at all.