NuAxiSemiconductor trade intelligence

Scaling Multi-Die Connectivity: Automated Routing for High-Speed Interfaces

What happened

This article details the technical challenges and automated routing methodologies required for high-speed multi-die interfaces, specifically focusing on HBM and UCIe standards. It highlights the complexity of routing dense bump arrays and maintaining signal integrity. This technical background aids in understanding the design evolution of advanced packaging.

Impact and signal

Low impactImpact score: 10/100

Affected components and suppliers

HBMUCIeChipletsMulti-die systems

technicalinterconnectdesign

Source and time

Source: SemiWiki · 3/23/2026 · View original source

Open the NuAxi live feed →

Real-time pricing, supply signals and AI analysis for semiconductor traders

JCET's US$1.1bn expansion shows where China's AI chip crunch is movingDigiTimes Asia · 6/27/2026
NVIDIA Could Account for 37% of 2027 HBM Capacity, Worth $279 BillionTechPowerUp · 10/1/2026
RAM supply set to worsen, says Micron, as CEO celebrates ‘much higher’ pricesThe Register · 9/30/2026
[News] PSMC Reportedly Secures Intel EMIB Certification for Silicon Capacitors, Eyes 10K 12-inch Wafer Capacity by 2027TrendForce · 7/14/2026
Bad news for OpenClaw stans: Apple’s Mac Mini now starts at $799The Register · 5/4/2026
[News] Samsung’s DS Division Tops NVIDIA With 65.7% Operating Margin, Driving 93.8% of 1Q26 ProfitTrendForce · 4/29/2026

Scaling Multi-Die Connectivity: Automated Routing for High-Speed Interfaces

What happened

Impact and signal

Affected components and suppliers

Source and time

Related briefings